KIT/AI Microarchitecture Research Group - Overview -
[Flyer
in Japanese]
Our interests are focusing on
high-performance,
energy-efficient,
and complexity-effective
microprocessors based on History Directed Processor Architecture.
Features of the project include:
- Constructive timing violation (CTV)
- Instruction skip technique (Contrail processors)
- Condor architecture based on simultaneous multithreading
- Fault-tolerant design based on speculative execution techniques
- Dynamic critical path detection for energy efficiency
- RAM-based instruction issue mechanism (EDF window)
- Decoupled instruction window supporting data speculation technique
- Clusterized execution core supported by data speculation technique
- High bandwidth instruction supply mechanism (NCB)
- Architectural level power estimation (ESP)
[This document will continue.]