


5.5 GFLOPS Vector Units for “Emotion Synthesis”



System ULSI Engineering Laboratory, TOSHIBA Corp.

A.Kunimatsu, N.Ide, T.Sato, Y.Endo,
H.Murakami, T.Kamei, M.Hirano

Sony Computer Entertainment Inc.

M.Oka, A.Ohba, T.Yutaka, T.Okada,
M.Suzuoki

Overview



- Strategy of VU architecture
- VU features and instruction sets
- Examples
- Performance


Strategy of VU Architecture




- Targets
 - Optimized for 3D calculations
 - Easy to develop software pipelined programs
 - Simple hardware
- Solutions
 - VLIW processor
 - 4 parallel fMACs
 - All operations have same pipeline depth
(Except DIV/SQRT/RSQRT operations)

And one more essence

"Emotion Synthesis"



- "Emotion Synthesis"
 - more realistic, more detailed and more natural motions





Need Huge Calculation Power



- We prepared two different of Vector Unit(VU)s
 - VU0 : for flexible calculation with CPU control
 - VU1 : for well-defined 3D calculations

“Emotion Engine” Block Diagram






VU

- VLIW mode
 - 64-bit VLIW instruction formats
 - 5 function units are available simultaneously
4 FMAC + (FDIV, Branch, load/store, or iALU)
- Co-processor mode
 - MIPS COP2 instruction : 32-bit opcode
 - Two kinds of COP2 instructions :
 - 4 parallel Floating operations
 - call micro-subroutine of VLIW mode

VU0 and VU1

	VU0	VU1
Main purpose	Flexible Calculation with CPU control	Well-defined 3D calculations
VLIW mode	Available	Available
Co-processor mode	Available	N/A
VPU	With ... Inst. memory : 4KB Data memory : 4KB VIF(system bus I/F)	With ... Inst. Memory : 16KB Data Memory : 16KB VIF(system bus I/F) GIF(Graphics I/F) EFU(VU option)

VPU1 Block Diagram



Instruction opcode to support 2 modes

VLIW mode : 64-bit VLIW instruction opcode

Upper 32bit

Lower 32bit

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
1	1	1	1	1	1	1	4 bit				5 bit					5 bit					5 bit					4 bit				2 b		7 bit							4 bit				5 bit					5 bit															
I	E	M	D	T	-	-	dest				ft @					Opcode Body					MADD bc					Lower OP.				1000000									dest				ft @					Opcode Body															
-	-	-	-	-	0	0																																																									


A VLIW instruction includes two COP2 instructions.

Co-processor mode : 32-bit MIPS COP2 instruction opcode

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
6 bit						1	4 bit				5 bit					5 bit					5 bit					4 bit				2 b	
COP2						co	dest				ft @					Opcode Body					MADD bc										
010010						1																									

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
6 bit						1	4 bit				5 bit					5 bit					5 bit					4 bit				2 b	
COP2						co	dest				ft @					Opcode Body					MADD bc										
010010						1																									

64-bit VLIW instruction



Upper Instructions :

- 4 parallel floating ADD/SUB
- 4 parallel floating MUL
- 4 parallel floating MADD/MSUB
- 4 parallel floating MAX/MIN
- Outer product calculation
- Clipping detection

Lower Instructions :

- Floating DIV/SQRT/RSQRT
- Load/Store 128-bit data(4 FP data)
- Jump/Branch
- Elementary Function Unit
- Random Unit

Registers


128-bit floating register x 32

	32bit				32bit				32bit				32bit			
	127	96	95	64	63	32	31	0								
VF00	1.00				0.00				0.00				0.00			
VF01	VF01w				VF01z				VF01y				VF01x			
VF02	VF02w				VF02z				VF02y				VF02x			
VF03	VF03w				VF03z				VF03y				VF03x			
⋮																
VF31	VF31w				VF31z				VF31y				VF31x			


16-bit integer register x 16

	15	0
VI00	0	
VI01		
VI02		
	⋮	
VI15		

4 Parallel FMADD



4 Parallel FMADD with Broadcast



VLIW mode Pipeline Stages

- 3 cycle Latency : Basic Operations

F	D	X1	X2	X3	W
---	---	----	----	----	---

 ADD, SUB, MUL, MADD, MSUB
load/store, iALU operations, e.t.c.

- 7 cycle Latency : DIV / SQRT

F	D	1	2	3	4	5	6	7
---	---	---	---	---	---	---	---	---

 DIV

F	D	1	2	3	4	5	6	7
---	---	---	---	---	---	---	---	---

 SQRT

- 13 cycle Latency : RSQRT

F	D	1	2	3	4	5	6	7	8	9	10	11	12	13
---	---	---	---	---	---	---	---	---	---	---	----	----	----	----

 RSQRT

Geometry Transformation

$$\begin{aligned} FMACx &: \begin{pmatrix} m_{00} & m_{01} & m_{02} & m_{03} \\ m_{10} & m_{11} & m_{12} & m_{13} \\ m_{20} & m_{21} & m_{22} & m_{23} \\ m_{30} & m_{31} & m_{32} & m_{33} \end{pmatrix} \begin{pmatrix} x \\ y \\ z \\ w \end{pmatrix} \\ FMACy &: \\ FMACz &: \\ FMACw &: \end{aligned}$$
$$= \begin{pmatrix} m_{00}x + m_{01}y + m_{02}z + m_{03}w \\ m_{10}x + m_{11}y + m_{12}z + m_{13}w \\ m_{20}x + m_{21}y + m_{22}z + m_{23}w \\ m_{30}x + m_{31}y + m_{32}z + m_{33}w \end{pmatrix}$$


Geometry Transformation Pipeline

Geometry Transformation Pipeline




Perspective Transformation

Perspective Transformation Software Pipelining



Vector Normalization




Co-processor Mode Pipeline stages

- Basic operations



← 10 stages →

- call VLIW processor mode programs




n steps

← 11 + n stages →


Example : Jelly

- Dynamic simulation




Spring model

Performance




EE Micrograph



Die size : 15.02mm x 15.04mm
Frequency : 300MHz
Transistors : 13.5M
Power : 18Watts
Design Rule : 0.25um
Gate Length : 0.18um

VU Micrograph



Acknowledgements



TOSHIBA Corp.

Y.Fujimoto, H.Goto, S.Hayakawa, F.Ishihara, T.Kawaai,
S.Kawakami, M.Saito, H.Tago, H.Takeda, T.Teruyama,
Y.Watanabe, I.Yamazaki

TOSHIBA MICROELECTRONICS Corp.

Y.Ogawa

TOSHIBA ENGINEERING Corp.

N.Iwatsuki, M.Otsuki, Y.Tsutsumi

TOSHIBA INFORMATION SYSTEMS(JAPAN) Corp.

M.Kuramochi, Y.Hikita

SONY COMPUTER ENTERTAINMENT Inc.

S.Aoki, K.Kutaragi, S.Shinohara, K.Umemura